PDP-11 instruction reference

CSC 258

Overall notes

Most numbers in this document are in octal (base 8).

"msb" means "most significant bit" (sometimes "byte", but always "bit" in this document).

The "bit scheme" for condition codes is:

N = msb of result

Z = whether the result is zero

V is reset (i.e. V becomes 0)

C is not affected

The "value scheme" for condition codes is:

N,Z are determined by the final result as above

V is determined by whether arithmetic overflow occurred

C is not affected unless specified

The symbol $\binom{0}{1}$ in an opcode refers to a 0 for the word version of the instruction and a 1 for the byte version of the instruction.

Addressing modes

The six bits indicating addressing type are divided into:

- three bits for "mode"
- three bits to indicate a register (yielding a register number from 0 to 7, inclusive)

The top two of the three mode bits work as follows:

top two bits	octal	name	assembly syntax	EA and other semantics
00	0 or 1	register	Ri	Ri
01_	2 or 3	autoincrement	(Ri)+	[Ri], then $Ri \leftarrow [Ri]+2$ or 1
10_	4 or 5	autodecrement	-(Ri)	first $Ri \leftarrow [Ri] - 2$ or 1, then EA=new [Ri]
11_	6 or 7	index	n(Ri)	[[R7]]+[Ri], then inc PC by 2
				(n follows in next memory word)

The third mode bit is "indirect". It yields one extra indirection. In the assembly syntax, we add an "@".

Some modes have a special assembly syntax when used with R7:

mode bits	octal	name when used with R7	assembly syntax	EA and other semantics
010	2	immediate	#n	EA=[R7], then $R7 \leftarrow [R7]+2$
011	3	absolute direct	@#n	EA=[[R7]], then R7 \leftarrow [R7]+2
110	6	relative direct	n	X=[[R7]], then inc R7, then EA=X+[R7]
111	7	relative indirect	@n	X=[[R7]], then inc R7, then EA=[X+[R7]]

Zero-operand instructions

Format:	opcode	
1	5	0

Mnemonic	Opcode	Semantics
HALT	000000	Halt CPU until restarted; abort i/o
WAIT	000001	Halt CPU until restarted or interrupted
RESET	000005	Reset all i/o devices
NOP	000240	No operation

One-operand instructions

_

Format:	opcode	addr	
15		6 5 0	
Mnemonic	Opcode	Semantics	Condition code notes
CLR{B}	⁰ 1050	$addr \leftarrow 0$	N,V,C reset; Z set
INC{B}	⁰ 1052	$addr \leftarrow [addr] + 1$	"value" scheme
DEC{B}	°1053	$addr \leftarrow [addr] - 1$	"value" scheme
ADC{B}	°055	$addr \leftarrow [addr] + [C]$	"value" scheme;
		i.e. add 1 if C=1, add 0 if C=0	C is carry from addition
SBC{B}	1056	$addr \leftarrow [addr] - [C]$	"value" scheme; C is "borrow" from subt.
TST{B}	⁰ 1057	set condition codes by [addr]	N,Z by [<i>addr</i>]; V,C reset
NEG{B}	°054	$addr \leftarrow -[addr]$	"value" scheme (overflows iff was 100000); C reset if result=0, C set if result≠0
COM{B}	°051	$addr \leftarrow \text{one's complement of } [addr]$	N,Z by result; V reset; C set
ROR{B}	⁰ 1060	$addr \leftarrow$ rotate [$addr$] right one bit through carry	N,Z by result; C by rotation; V = new N \oplus new C
ROL{B}	<u></u> 1061	$addr \leftarrow$ rotate [$addr$] left one bit through carry	as ROR{B}
ASR{B}	°062	$addr \leftarrow arithmetic-shift [addr] right one bit$	as $ROR\{B\}$; C = old low bit
ASL{B}	°1063	$addr \leftarrow \text{shift} [addr]$ left one bit	as $ROR\{B\}$; C = old high bit
SWAB (swap bytes	s) 0003	$addr \leftarrow [addr]$ with high/low bytes swapped (it's a word instruction, despite the "B")	C,V reset; N,V by <i>low</i> byte of result (i.e. by source!!)
SXT (sign-	0067	addr \leftarrow all bits [N] (the condition code)	N,C,V not affected;
extend)			Z set by result

One-and-a-half-operand instructions

Format:	opcode			reg			addr	
1	5	9	8		6	5		0

Note! The "addr" field always comes last in the machine-language format *but* the target field (which may be "addr" *or* "reg", according to the semantics) is what comes last in the assembly-language format.

Mnemonic	Opcode	Semantics	Condition code notes
MUL	070	$reg; reg \lor 1 \leftarrow [reg] \times [addr]$	N, Z describe entire product;
		If <i>reg</i> is odd, only the low-order word is	V reset;
		stored.	C set iff low word overflows
DIV	071	$reg \leftarrow [reg; reg \lor 1] \text{ div } [addr]$	C,V both set if divide by 0;
		$reg \lor 1 \leftarrow [reg; reg \lor 1] \mod [addr]$	else V set iff div result
		<i>reg</i> must be even.	would not fit in <i>reg</i>
ASH	072	$reg \leftarrow [reg]$ shifted by low 6 bits of $[addr]$;	V set iff msb of [<i>reg</i>]
		shift value is interpreted as signed, where	changed during shift;
		negative means right	C = last bit shifted out
ASHC	073	$reg; reg \lor 1 \leftarrow [reg; reg \lor 1]$ shifted by	V set iff msb changed;
(combined)		low 6 bits of [addr], as with ASH	C = last bit shifted out
XOR	074	$addr \leftarrow [reg] \oplus [addr]$	"bit" scheme

Two-operand instructions

Format:	(ор	src		dst			
-	15	12	11		6	5		0

Mnemonic	Opcode	Semantics	Condition code notes
MOV{B}	⁰ 11	$dst \leftarrow [src]$	"value" scheme; V reset
		In MOVB, if <i>dst</i> is reg, is sign-extended.	
ADD	06	$dst \leftarrow [dst] + [src]$	"value" scheme;
			C is carry from addition
SUB	16	$dst \leftarrow [dst] - [src]$	"value" scheme;
			C is "borrow" from subt.
CMP{B}	⁰ 12	compute $[src] - [dst]$ (not stored)	"value" scheme;
		N.B. different order from SUB!	C is "borrow" from subt.
BIS{B}	⁰ ₁ 5	$dst \leftarrow [dst] \lor [src]$ (bitwise)	"bit" scheme
(bit set)			
BIC{B}	⁰ 14	$dst \leftarrow [dst] \land \overline{[src]}$ (bitwise)	"bit" scheme
(bit clear)			
BIT{B}	°13	compute $[src] \land [dst]$ (bitwise) (not stored)	"bit" scheme
(bit test)			

Branch instructions

(also see SOB in the following section)

Format: opcode offset (octal coding doesn't work out too nicely her			out too nicely here)
1	5 8 7 0		
Mnemoni	c Name	Binary opcode	Branch condition
BR	Branch	00000001	unconditional
BNE	Branch on not equal	00000010	$\mathbf{Z} = 0$
BEQ	Branch on equal	00000011	$\mathbf{Z} = 1$
BPL	Branch on plus	1000000	N = 0
BMI	Branch on minus	1000001	N = 1
BVC	Branch on overflow clear	10000100	$\mathbf{V} = 0$
BVS	Branch on overflow set	10000101	V = 1
BHIS	Branch on higher than or same as	10000110	$\mathbf{C} = 0$
BCC	Branch on carry clear	10000110	C = 0
BLO	Branch on lower	10000111	C = 1
BCS	Branch on carry set	10000111	C = 1
BGE	Branch on greater than or equal to	00000100	$N \oplus V = 0$
BLT	Branch on less than	00000101	$N \oplus V = 1$
BGT	Branch on greater than	00000110	$Z \lor (N \oplus V) = 0$
BLE	Branch on less than or equal to	00000111	$Z \lor (N \oplus V) = 1$
BHI	Branch on higher than	10000010	$C \lor Z = 0$
BLOS	Branch on lower than or same as	10000011	$C \lor Z = 1$

The eight bits of the offset are interpreted as the high eight bits of a nine-bit signed offset whose last bit is zero. Thus if the condition is met, we do $R7 \leftarrow [R7] + 2 \times offset$.

BHI, BHIS (aka BCC), BLO (aka BCS), and BLOS do what they say if the data is interpreted as unsigned; the use of BLT, BLE, BGT, and BGE tends to interpret the data as two's-complement.

Other instructions involving transfer of control

Format: according to schema below

Where R is a register, and AA is an address in any of the standard addressing modes yielding an EA (condition codes are not affected, except by setting the entire PSW where indicated)

Mnemonic	Name	Octal schema	Semantics
JMP	Jump	0001AA	$R7 \leftarrow EA$ (use @ to get [EA])
			(can't use plain register mode if not '@')
SOB	Subtract One and	077Rnn	$R \leftarrow [R] - 1$
	Branch		then if $[R] \neq 0$, $R7 \leftarrow [R7] - 2 \times nn$
			Note: nn is treated as unsigned; can only
			jump backward. Cond codes unchanged.

Mnemonic	Name	Octal schema	Semantics
JSR	Jump to subroutine	004RAA	$temp \leftarrow EA$ $R6 \leftarrow [R6] - 2$ $[R6] \leftarrow [R]$ $R \leftarrow [R7]$ $R7 \leftarrow [temp]$
RTS	Return from subroutine	00020R	$R7 \leftarrow [R]$ $R \leftarrow [[R6]]$ $R6 \leftarrow [R6] + 2$
RTI	Return from interrupt (or trap)	000002	$R7 \leftarrow [[R6]]$ $R6 \leftarrow [R6] + 2$ $PSW \leftarrow [[R6]]$ $R6 \leftarrow [R6] + 2$
TRAP	Trap	104xyz, x≥4	$R6 \leftarrow [R6] - 2$ $[R6] \leftarrow [PSW]$ $R6 \leftarrow [R6] - 2$ $[R6] \leftarrow [R7]$ $R7 \leftarrow [34]$ $PSW \leftarrow [36]$ This seq. is hereby called "trap from 34".
BPT	Breakpoint trap. Used by debuggers.	000003	$R6 \leftarrow [R6] - 2$ $[R6] \leftarrow [PSW]$ $R6 \leftarrow [R6] - 2$ $[R6] \leftarrow [R7]$ $R7 \leftarrow [14]$ $PSW \leftarrow [16]$ i.e. "trap from 14".
IOT	I/O trap. Used by OS for I/O calls.	000004	trap from 20 (see above)
EMT	Emulator trap. Used by OS to implement fake ops.	104xyz, x≤3	trap from 30 (see above)

same as RTI, but suppresses the

immediately-following trace trap.

when the previous PSW is restored.

Typically, [14] will have the T bit clear; after returning, we want to trap after the next instruction, but not after the RTT itself

Other instructions involving transfer of control, continued

Note that the opcode in the TRAP and EMT ops is the high byte, and the low byte can be anything (intended to be interpreted by the ISR).

000002

RTT

Return from trace

trap

Processor status word (PSW)

The PSW's high byte contains 11/45-specific stuff about kernel and supervisor modes. The low byte contains the priority (three highest bits), followed by T, N, Z, V, and C, in that order.

An external interrupt which is not precluded by the CPU priority causes a trap from the vector address appropriate to the interrupting device (see trap sequence, previous section). Zero is the normal priority. Seven is the highest priority; a higher-number interrupt interrupts a lower priority but not vice versa. (This is the PDP-11 ordering; it differs among CPUs.)

When T is set, the execution of every instruction except for RTT causes a subsequent trace trap. A trace trap is a trap from 14 (i.e. it's the same as executing a BPT).

Mnemonic	Name	Octal schema	Semantics
SPL	Set priority level	00023n	bits 7-5 of PSW \leftarrow n
CLC	Clear C	000241	$\mathbf{C} \leftarrow 0$
CLV	Clear V	000242	$V \leftarrow 0$
CLZ	Clear Z	000244	$Z \leftarrow 0$
CLN	Clear N	000250	$N \leftarrow 0$
SEC	Set C	000261	$C \leftarrow 1$
SEV	Set V	000262	$V \leftarrow 1$
SEZ	Set Z	000264	$Z \leftarrow 1$
SEN	Set N	000270	$N \leftarrow 1$
CCC	Clear condition codes	000257	$C,V,Z,N \leftarrow 0$
SCC	Set condition codes	000277	$C,V,Z,N \leftarrow 1$

The processor status word is also affected by the following ops:

In fact, you can make up your own "clear" and "set" ops in the implied pattern; the last four bits of the word indicate whether N, Z, V, and/or C are being referred to, in that order. This also gives us our NOP op ("clear nothing").

Alternatively, the PSW can be addressed as location -2, but this should only be done by the OS.

Pseudo-ops and other syntax

Pseudo-ops are lines in your assembly-language program which are instructions to the assembler. Some of them do not directly correspond to generated code. They all begin with a period to distinguish them from ops.

Some of the pseudo-ops we will be using are:

- .ORG start assembling at the given address. Example: the next word following a ".ORG 1000" line will be placed at memory address 1000.
- .WORD emit the given value as one word. Example: ".WORD 264" is the same as "SEZ".

.BLKW — emit the stated number of zero words. Example: ".BLKW 3" emits 6 zero bytes.

.BLKB — emit the stated number of zero bytes.

.END — this line must appear as the last line of your assembly language file. It is entirely unrelated to "RTS". It serves no function and we won't use it in this course.

A *label* is an identifier at the beginning of a line, followed by a colon. This causes the address of the instruction following the label to be entered into the assembler's symbol table. There is also a syntax "*var* = *value*" (example: "N = 5"). The symbol "." is always the current instruction's address. These symbols can be used anywhere an integer can be used.

A semi-colon begins a comment, which extends to the end of the line.